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1. Introduction
High performance IR imaging systems for, e. g., surveil-
lance and reconnaissance applications, are currently ba-
sically include focal plane arrays (FPAs) with multiele-
ment scanning or staring two-dimensional matrix of PV
detectors cooled down to cryogenic temperatures with a
signal processor. The FPA technologies mainly include
two major technologies, hybrid and monolithic. The con-
cept of the IR FPA hybrid technology is widespread as
it permits separate optimization of the parameters of the
detector array with a large number of sensitive elements
and typical silicon readout device coupled with the de-
tector array [1]. The major hybrid technology uses mer-
cury-cadmium-telluride (MCT) PV detectors and silicon
CCD or CMOS chips [1, 2] for readout and multiplex-
ing of the stored charge from the detectors; there are a
lot of various designs of such interface but practically
they are the source coupling or gate coupling ones [3-5].
Performance requirements for IR FPAs are consid-
erably varied with respect to the wavelength region, back-
ground photon radiation, operating temperature, dynam-
ic range, noise, readout rate, power dissipation, detector
biases, and some other parameters. IR FPAs are mainly
clustered in atmospheric window wavelength ranges 1-
2.5, 3-5, 8-12 m m, and depending on the wavelength re-
gion applied, they are aimed at T »  250300, 77150,
2090 K operating temperatures, respectively.
The primary function of a readout device for IR ar-
rays is to provide an IR detector charge to voltage con-
version, integration of the electrons generated in photo-
detector, preliminary signal processing, e.g., skimming,
partitioning, amplification and time multiplexing of sig-
nals from the cooled detectors in the array [4] to much
less number of outputs. In the case of scanning systems,
TDI function should be used to improve performance of
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the array. Presently IR FPA for 8-12 m m spectral region
due to large ‡ 300 K background flux are facing the prob-
lem of large charge integration by applying a large charge
integration capacitor. Thus, the background signal sup-
pression should be used and this function must be per-
formed in a short time in comparison with the total inte-
gration time.
We will discuss in the next section some features of
the CCD readout integrated circuits (ROICs) to be hy-
bridized with backside illuminated intrinsic MCT PV de-
tectors for signals readout, preliminary processing and
multiplexing. These hybrid FPA are designed for opera-
tion in a time-delay integration (TDI) or linear-scanning
modes, under noticeable background radiation, and
charge skimming and partitioning functions should be
maintained in this way.
Testing the wafer-located chips [6] is of an indepen-
dent interest, as it allows appraising the yield prior hy-
bridization. For the purging purposes, a construction of
testing circuits was designed and incorporated into the
readout devices.
2. CCD and circuit approaches
There are several possible main types of architecture and
circuit approaches for readout electronics (see, e.g., [1,
4-6]). We chose CCD-type circuits because of the lower
level of noise as compared with their CMOS-type
analogues. Though the circuit integration is less than in
CMOS, the design rules 1.5 m m, which we used, were
enough to get all the functions needed in producing the
readout devices with pitch size of h  »  4656  m m in PV
arrays for which these ROICs were designed and
manufactured. Another reason for the CCD approach
is connected with the best possible solution for improved
performance when TDI concept and more flexible
operating conditions due to higher number of required
external biases and clocks are used.
For manufacturing the CCD readout devices, a
1.5  m m standard silicon process was used with two poly-
silicon gate levels and one level of metallization; this com-
bines n- or p-channel MOS transistors on the same wa-
fer. The 10 cm boron- (or phosphorous-) doped p- (or n-)
type <100> Si wafers with resistivity of 10-20 Ohm · cm
were taken for the process. The large scale integration
(LSI) circuits being under consideration consist of MOS
transistors with first and second polysilicon level gates,
and CCD cells with buried and semi-buried channels.
The direct injection transistors are designed as MOS-
transistors with induced channel (the width-to-length
ratio W/L  @  6) with first polysilicon level gates. The gate
dielectric is a thermally grown SiO
2
 layer with the thick-
ness of about 500  and the threshold voltage of @  0.3 V.
To achieve the suppression of the useless currents
prior to CCD multiplexing, several possible solutions
exist [7, 8, 9]: reduction of the incoming photon flux by
narrowing spectral band and field of view (FOW) of the
detector; reduction of the integration time (at the expense
of lower signal-to-noise ratio); oversampling (multiple
detector signal readout during one sampling); various
circuits design (subframe readout, DC level subtraction,
antiblooming, charge partitioning, charge skimming, in-
pixel current memory cell, which enables PV direct
current suppression [9]), etc. Among the available solu-
tions to achieve background flux suppression in CCD
ROICs we chose the classical charge skimming and par-
titioning functions, when only a part of charge in
reference to the background flux is subtracted from the
stored charge (skimming) or a fraction of the stored
charge is transferred to the CCD (partitioning).
In spite of the fact that one can encounter some prob-
lems with charge-transfer efficiency (CTE) degradation
with lowering the temperature in buried channel CCD
(BCCD), because of trapping electrons in the shallow
phosphorous donor level of the CCD buried channel
[10,11], this approach was chosen due to superior
characteristics of such devices over the surface channel
CCDs [10,12] (higher CTE, lower noise, and faster op-
eration).
To test the readout devices without connecting them
to the photodetectors, one needs to provide availability
testing at every input of the readout device, because, as a
rule, it is rather difficult to attach a large number of in-
put bonding pads (with dimensions of about 10 · 10 or
15 · 15 m m for In bumps) with the help of serial probe
heads. The testing circuits should be simple and occupy
a small square as well as not introduce an additional noise
when operating in hybrid arrays, and should not require
a large number of additional electrical buses and addi-
tional control pulses.
The testing chains, which were incorporated in our
circuits, seem to satisfy these requirements. The testing
transistors are connected to the TDI inputs. Applying
the opening potential to the gates of testing transistors,
it is possible to imitate photocurrent through the input
of direct injection transistors, by putting at the input of
the device the total current, which is equal to the photo-
current. Some characteristics of the readout devices at
temperatures T = 77300 K were investigated in such
manner.
To satisfy the requirements of FPA with PV HgCdTe
detectors for relatively large backgrounds operation there
were chosen the unit cells with direct injection (DI) and
buffered direct injection (BDI) [13] to improve the cou-
pling between PV detector and CCD signal processor.
Direct injection transistor characteristics are very im-
portant for the readout device performance. Extraction
of diode current takes place in the conditions of poten-
tial variation at the storage capacity (drain voltage vari-
ations). To maintain the linear transfer characteristics
of the readout devices the drain current of the direct in-
jection transistor should not depend on the drain volt-
age. For long channels (l = 15.5 m m) it is a well-known
fact [14]. However, for transistors with such long chan-
nels, it is difficult to provide the necessary W/L relation-
ship. Subthreshold transistor characteristics investiga-
tions with different channel lengths have shown that in
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the range of U
drain 
»  0‚ 7 V there are no substantial influ-
ence of drain voltages on subthreshold current depen-
dencies at drain length L  ‡  6  m m. To exclude the depen-
dence between drain current and drain voltage (see Fig.1)
in the regime of subthreshold currents, the channel length
of these transistors were taken as L = 8  m m.
The multiplexers were designed according to the bur-
ied-channel CCD technology. To simplify external con-
trol circuits, CCD cell with asymmetric potential well
was implemented. The charge storage region was creat-
ed by phosphorus ion implantation (D = 0.16  m Coul,
E = 100 keV) into the region under the first polysilicon
level gates.
Investigations of the temperature dependencies of
Charge-Transfer Inefficiency (CTI) in the CCD have
shown its increase with decreasing the operating tem-
perature in agreement with known data (see, e.g., [10,
11,15]). As an example, CTI versus temperature for a
circuit one of is shown in Fig. 2. It is clearly seen the
influence of the carrier freeze-out phenomenon. Our ex-
periments were fulfilled at effective transfer time of
0.125 m s with rise and fall time of 60 ns. At rise and fall
time shortening an increase of charge-transfer inefficien-
cy at higher temperatures is observed.
Comparison of CCD ROICs driven by two- and four-
phase clock pulses have shown that in two-phase devices
the total CTE is higher at low temperatures because of
less number of transfers, though the four-phase CCD
technology is simpler. Two-phase CCD ROICs are sim-
pler for using and they have a less number of connections
to the cooled PV detector (it lowers the heat load). The
possibility to get in the case of four-phase devices larger
storage capacity compared to two-phase circuits is not a
restriction in this case, as in readout devices for IR PV
Fig. 1. Dependence of the transistor subthreshold current I
subthr
 vs the drain voltage U
drain
. l   channel length of 5 m m, T = 293 K,
n   channel length of 6 m m, T = 293 K, s    channel length of 5 m m, T = 77 K, u   channel length of 6 m m, T = 77 K.
60 100 140 180
Fig. 2. Temperature dependence of charge-transfer inefficien-
cy in BCCD. Channel depth d = 2.5 m m, surface concentration
N
d 
= 1 · 1012 cm-2, substrate free carrier concentration N
a 
=
= 1 · 1015 cm-3. For the first level polysilicon electrode: channel
width W = 130 m m, channel length L = 14 m m, and for the
second level polysilicon electrode: channel width W = 130 m m,
channel length L = 7 m m.
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HgCdTe detectors there is possibility to realize large stor-
age capacities due to the constructional peculiarities of
these devices, and obtaining of large square electrodes is
not a restriction.
Despite the fact that for four-phase CCD ROIC there
exist the possibility to organize the reverse movement of
the charge flow, it is not very important in our case
because of the small number of stages in the TDI register
and, as a rule, the presence of antiblooming circuit for
each photodiode as well as skimming and partitioning
modes. Measurements of the designed devices parameters
(18-bit or 16-bit register-multiplexers) did not show large
difference in the dynamic range and linearity.
TDI register has four inputs of the information
charge. To increase its charge capacity we used the tech-
nology of semi-buried channel: charge capacity regions
under the first polysilicon level were manufactured by
phosphorus (or boron) ion implantation simultaneously
with manufacturing the capacity regions in multiplexer,
and the barrier region is made by additional boron (phos-
phorous) implantation. The charge capacity of a TDI
register output bit is about »  2.4 pC. An example of CCD
cell operation with four-stage TDI function is shown in
Fig. 3, which presents signal amplitudes from one diode,
from the sum of two, three, and four diodes, respectively.
High intensity of background radiation and long in-
tegration time (particularly in the case of PV detector
low R
o
A product value) can lead to the overflow of ac-
cumulation capacity. In this case, it is necessary to use
skimming or partitioning modes, or skimming and par-
titioning modes simultaneously according to the users
requirements. To maintain these features we added sev-
eral elements into the input chains. They are skimming /
partitioning gate G1, CCD transfer control gate G2, ca-
pacity C2 (Fig. 4), and skimming / antiblooming tran-
sistor for extraction of the excess charge.
When charge skimming mode is applied, a constant
portion of charge in reference to the background radia-
Fig. 3. An example of CCD cell operation with four-stage TDI function.
Fig. 4. Schematic potential and charge distribution in skim-
ming / partitioning mode.
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tion is subtracted from the stored charge. In the case of
using partitioning mode, only a fraction of the stored
charge is transferred to the CCD, the partitioning ratio
can be changed according to the users requirements.
In partitioning mode electrodes C1 and C2 are
connected together, and constant direct voltage is ap-
plied to them. The pulse voltage is applied to the parti-
tioning gate G1, CCD transfer control gate G2 and gate
of the extraction transistor. At integration time period
T
F1 
the accumulation of signal charge takes place at
capacitors C1 and C2. A high potential is applied to the
partitioning electrode G1 during the integration pro-
cesses. Its value provides free charge transfer from one
capacitor to another as well as equalization of these
capacitance potentials. Then the channel between them
is switched off, and full stored signal charge is divided
between two capacities proportionally to their values
(both information and noise charges). C2 capacity charge
is an information charge, and C1 capacity charge is
removing into the reset transistor drain. In this mode an
extra noise charge is caused by uncertain set in potential
(often referred as kTC noise) and voltage noise of the
control electrodes.
Total noise can be expressed as:
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=  is coefficient of division, D Q
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 is an
input noise charge, D V
1
 and D V
2
 are the noise level of
potential electrodes G1 and G2 respectively, C
G1
 is the
capacity of the gate G1.
Numerical calculations by the equation (1) show that:
(i) the noise charge of an input signal at background
temperature 120 0C and integration time over 20-40 m s
is about 3000-4000 e (first term of expression (2.1)), (ii)
the kTC noise (second term of expression (1)) is about
60 e, (iii) an additional kTC noise (third term), which is
caused by uncertainty of the residual charge being under
the gate G1, is about several e, (iiii) the noise charge is
caused by the gate noise potential and does not exceed
one hundred electrons at 100 m V noise potential, and
about thousand of e at 1 mV noise potential (forth and
fifth terms of expression (1)).
Total deterioration of signal-to-noise ratio (and natu-
ral decrease of the minimal noise, which is equivalent to
the difference of temperature (NED T)) is not greater than
1-2 % at well stabilized direct voltage (noise potential
lower than 100 m V) and about 25-30 % at usually used
stabilization level (noise potential about 1 mV).
In skimming mode, constant voltage is applied to the
skimming gate G1. Its value is lower than the voltage
applied to the gates C1 and C2, therefore it causes a po-
tential barrier between charge capacities C1 and C2. A
constant part of the input charge is subtracted from the
total input charge, and then it goes down into the skim-
ming transistor drain during the pre-charge time. The
input charge value is determined by dimensions of the
capacitor C1 and different potentials under gates C1 and
G1. The part of the input charge that is transferred
through the potential barrier into the TDI registers is a
signal charge. Naturally, total input noise charge is trans-
ferred into the CCD. Much in the same way as in the
partition mode an additional noise is caused by kTC noise
(uncertain set in potential under electrodes C1 and G1)
and voltage noise of this electrodes.
In this case, the total noise charge transferred into
the CCD can be expressed as:
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where D V
G1
 is noise of the potential at the electrode G
1
.
In this circuit kTC noise is about 120 e (second term
of expression (2)). Noise charge caused by noise potential
is about 230 e at 100 m V noise potential (third and forth
terms). If the gate G1 and the gate capacitor C2 are
electrically connected, one will have a modification of
skimming mode. In this case, the influence of the gate
G1 on the additional noise is decreased.
Total noise is equal to:
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If one applies a direct potential to the electrode C2,
which is lower than it is at the electrode C1, amplitude
Ups of the pulse Fps equals direct potential C2. It allows
to subtract a part of the input charge, while the other
part of the charge is divided proportionally between the
capacities C1 and C2, and the skimming plus partitioning
mode is realized.
Because of the noise charge is much less than the
charge capacity of C1 and C2, the expression for the total
noise is similar to (1). Numerical estimations of the
expressions (1) to (3) have shown that in any mode the
total deterioration of the signal-to-noise ratio (and
respective decrease of the minimal noise, which is
equivalent to the difference of temperature (NE D T)) at
the high intensity of background radiation and long
integration time is several percent at well stabilized direct
voltage (the noise potential is lower than 100 m V), but at
usual stabilization level (the noise potential is about 1
mV) deterioration will be approximately 1.5 to 2 times
higher.
Applying skimming and partitioning modes leads to
the noise enhancement but allows to widen the dynamic
range and, as a consequence, to extend the application
range of CCD FPA to higher background temperatures,
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higher FPA operating temperatures, and longer wave-
length regions.
3. Testing mode
To guarantee an identical mode of the CCD multiplexer
operation, the measurements were carried out at the same
current and frequency intervals both at room and liquid
nitrogen temperatures.
In the subthreshold mode the transistor current i de-
pends on the ratio of the potentials at its electrodes to
the thermal potential:
þ
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Here q is an electron charge, k is the Boltzman con-
stant, T is the temperature, U
G
 and U
S
 are the voltages at
the transistor gate and source respectively, U
T
 is the tran-
sistor threshold voltage, n  »  2 is a constant, m  is carrier
mobility, W and L are the width and length of the tran-
sistor gate, respectively, and C
ox
 is specific capacity of
the gate oxide.
For photocurrent imitation a resistor R was attached
to the input of the device. The injection coefficient h  of
this circuit is defined by the ordinary expression:
gR
gR
+
=
1
h ,         (6)
where g is the steepness of N transistors attached in par-
allel:
Ni
nkT
qi
nkT
qg
N
s
s »=
å
=1
.         (7)
By substitution expression (7) in (6) and taking into
account that U
S 
= R · N· i
s
 one obtains that for given cir-
cuit the injection coefficient is determined by the source
potential to the thermal potential ratio:
nkT
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.         (8)
From expressions (4) and (8) it follows that during
the readout devices testing procedure one should change
the potentials at the electrodes of direct injection tran-
sistors proportionally to the temperature change, at
which the circuit parameters measurements are carried
out.
Fig. 5 shows the results of measuring the typical mul-
tiplexer output voltages for T = 300 K and T = 77 K. The
difference in amplitudes of the output voltages are mainly
due to the variation of the direct transistors threshold
voltages in different channels.
In out testing method the deviation of the threshold
voltages of the direct injection transistors manifests itself
stronger than in the case of testing procedure with
photodiodes at the transistors inputs.
The dependencies of the multiplexer output signals
versus current imitation with testing circuits in different
Fig. 5. Dependencies of the multiplexer output voltages vs channel number in typical sample of the readout device for two
outputs at T = 300 K, and T = 77 K (experimental and calculated data).
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modes (with and without skimming and partitioning
modes) are shown in Fig. 6, which are linear within 2 %.
4. Analysis of the results
A procedure of the designed circuits testing directly on
wafers prior the hybridization was worked out and im-
plemented. The analysis of the results measured in the
temperature range T = 77300 K was fulfilled with the
following treatment. By definition, the geometric mean
of channel output voltages at a CCD output will be:
Õ
=
>=<
N
r
N
rUU
1
/1)( ,         (9)
where r is a channel number, U
r
 is an output voltage of
the channel, and N is the total number of the channels
per CCD output.
From expression (4) and (9) it follows that:
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The second term in square brackets of the expression
(10) can be transformed:
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From the expression (5) it follows that:
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where d is the thickness of the gate dielectric.
The effective deviation of the threshold voltages D U
T,eff
can be presented as:
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From expression (10) one can obtain:
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Output voltages of direct injection transistors, which
were derived from the measured amplitudes of the multi-
plexer, are shown in Fig. 7. One can see that deviation of
the threshold voltage decreases with decreasing of the
temperature correspondingly to the equation (15). In the
chosen testing procedure the deviation of effective thresh-
old voltages can be within the limits of   –  0.5 mV.
It is important to mention that deviation of the pho-
todiodes bias (which is equal to the source voltage of the
readout transistor U
S
) is determined by effective devia-
tion of the readout transistors threshold voltages U
T,eff
rather than U
T
 deviations. Indeed, the transistor current
I
tr
 is equal to the sum of the photodiode bias current I
d
and photocurrent I
ph
:
Fig. 6. Dependencies of multiplexer output signals on current
imitation for frequency f = 250 kHz. 1  Mode without skim-
ming and partitioning. The potentials (see Fig. 4) are: Uc1 =
= 2.5 V, Uc2 = 6.5 V, the potential between the electrodes C1
and C2, Fpc = (0 ‚ 2.5) V, Fps = (0 ‚ 3.5) V, where Fpc is volt-
age of extraction impulse. 2  partitioning mode, Uc1 = 5 V,
Uc2 = = 5 V, Fpc = (1 ‚ 5) V, Fps = (0‚ 5) V. 3,4,5  Skimming
and partitioning mode, Uc2 = 5 V, Fps = (0 ‚ 5) V; here 3 
Uc1 = 6 V, Fpc = (1 ‚ 6) V, 4  Uc1=7 V, Fpc = (1 ‚ 7) V, 5 
Uc1 = 9 V, Fpc = (1 ‚ 9) V.
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From the expression (16) it follows that parameters
changes of the readout transistor (i
0
 and U
T
) lead to bias
voltage changes:
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where 
1
R
dI
dUd
d
S
=  is a diode dynamical resistance. In
expression (17) it is taken into account that transistor
steepness in subthreshold regime is trI
nkT
qg = . From
expression (17) it follows that:
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Thus, designing the construction and technology of
the readout devices one should take into account the in-
fluence of the different parameters on the effective thresh-
old voltage deviations. Really, if one assumes that vari-
ables in expressions (13) and (14) are independent from
each other then for effective threshold voltage disper-
sion it follows that:
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If, for example, root mean square deviation of every
term in square brackets is equal to 2 % then it leads to
the increase of effective threshold voltage by 4 mV at
room temperature. Thus, the presence of testing transis-
tors allows the preliminary selection of the readout de-
vices that ensure lower signal deviation in different chan-
nels.
Using expression (10), one can predict the threshold
voltages deviance at another temperature T
1
:
T
T
T
r
T
r
U
U
U
U
1
1
÷
÷
ł
ö
ç
ç
Ł
æ
><
=
><
.                 (20)
The experimental data are in good agreement with
data that were calculated according to (21) (see Fig.7).
5. Conclusion
Silicon readout devices with source input circuits and
CCD multiplexers to be used with n+-p- or p+-n-PV MCT
multielement arrays were designed, manufactured and
tested in T = 77300 K temperature range. The silicon
ROICs of 2 · 64 linear arrays and 2· 4· 128(144) 2D arrays
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with TDI function, skimming and partitioning modes
were manufactured by n- or p-channel MOS technology
with buried channel CCD registers. Comparison of pa-
rameters of CCD ROICs driven by two-phase and four-
phase clock pulses did not show any differences in charge-
transfer efficiencies at T  > 100 K and show some of them
at lower temperatures up to T = 77 K.
Testing switches incorporated into these ROICs,
which attach the sources of direct injection transistors
to the common load resistors to imitate the output sig-
nal of MCT photodiodes, gave the possibility to apply
the proposed testing procedure at room temperature and
allowed the preliminary selection of the readout devices
directly on wafers prior their dicing and hybridization
procedure.
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